Design and Implementation of Low Power Time-To-Digital Converter using MGDI Technique

Mahima R; Maheswari M

doi:10.34256/ijcci2312

Mahima R Department of ECE, K.Ramakrishnan College of Engineering, Trichy-621112, Tamil Nadu, India.
Maheswari M Department of ECE, K.Ramakrishnan College of Engineering, Trichy-621112, Tamil Nadu, India.

Keywords: Gate diffusion input (GDI), Time to digital converter (TDC), Modified gate diffusion input (M-GDI), Low Power

Abstract

This paper introduces a novel Time to Digital Converter (TDC) architecture based on the Modified Gate Diffusion Input (MGDI) technique, which is derived from the well-established GDI method. Through the utilization of MGDI-based logic gates and digital circuitry, this innovative approach leads to a substantial reduction in the number of transistors required for implementation. As a result, it offers significant advantages in terms of circuit area, power consumption, and propagation delay, while simultaneously simplifying the complexity of the overall logic design. The functional blocks within the TDC have been optimized to efficiently process an internal clock frequency of 5MHz. This achievement is realized using cutting-edge 90nm MGDI technology, operating at a supply voltage of 1V. Practical implementation of this design can be carried out seamlessly with Cadence Virtuoso tools in the 90nm technology node. In essence, this research effort represents a promising advancement in the realm of time-to-digital conversion. By harnessing the capabilities of MGDI and its transistor-saving attributes, the proposed TDC not only enhances performance but also addresses critical concerns such as power efficiency and chip area utilization. These advancements make it a compelling choice for applications requiring precise time measurements, while the compatibility with contemporary technology nodes ensures its relevance and applicability in modern integrated circuit design.

Metrics

Metrics Loading ...

References

V. Dokania, R. Verma, G. Manisha, A. Islam, Design of 10T full adder cell for ultralow Power applications, Ain Shams Engineering Journal, 9(4), (2017) 2363–2372. https://doi.org/10.1016/j.asej.2017.05.004

R. Mahimam, D. Muralidharan, A survey paper on Time-to-Digital Converter (TDC), Research Journal of Pharmaceutical Biological and Chemical Sciences, 8.1 (2017), 739-746.

R. Mahima, D. Muralidharan, A low power vernier Time-To-Digital converter using adiabatic logic, 2017 International Conference on Networks & Advances in Computational Technologies (NetACT), (2017) 90-94. https://doi.org/10.1109/NETACT.2017.8076747

X. Qin, C. Feng, D. Zhang, B. Miao, L. Zhao, X. Hao, S. Liu, Q. an, Development of A High Resolution TDC for Implementation in Flash Based and Anti-Fuse FPGAs for Aerospace Application, IEEE Transactions on Nuclear science, 60(5) (2013) 3550-3556.

R. Narasimman, A. Prabhakar, N. Chandrachoodan, Implementation of a 30 ps Resolution Time to Digital Converter in FPGA, IEEE International Conference on Electronic Design, Computer Networks & Automated Verification (EDCAV), (2015) 12-17.

P. Effendrik, W. Jiang, M. van de Gevel, F. Verwaal, R.B. Staszewski, Time-to-Digital Converter (TDC) for WiMAX ADPLL in State-of- The-Art 40- nm CMOS. 2011 20th European Conference on Circuit Theory and Design (ECCTD), Sweden. https://doi.org/10.1109/ECCTD.2011.6043362

C.Yao, (2011) Time to Digital Converter used in ALL digital PLL.

J. Jayarajan, R. Kumaran, S. Paul, R.M. Parmar, P. Koringa, Design of High Precision Electronics for Laser Range Finder, IEEE Recent Advances in Intelligent Computational Systems (RAICS), (2013) 1-6. https://doi.org/10.1109/RAICS.2013.6745437

B. Velan, L. Jegan Antony Marcilin, N.M Nandhitha, An Asynchronous Low Power Viterbi Decoder Implemented with Gate Diffusion Input Technique, 2019 2nd International Conference on Power and Embedded Drive Control (ICPEDC), (2019) 92-97. https://doi.org/10.1109/ICPEDC47771.2019.9036633

K.R. Kumar, P.M. Reddy, M. Sadanandam, A.S. Kumar, M. Raju, (2017) Design of 2T XOR gate based full adder using GDI technique, 2017 International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), India. https://doi.org/10.1109/ICIMIA.2017.7975590

R. Sharma, B. Singh, (2016) Design and Analysis of Linear Feedback Shift Register (LFSR) using Gate Diffusion Input Technique. IEEE 5th International Conference on Wireless Networks and Embedded Systems (WECON), India. https://doi.org/10.1109/WECON.2016.7993424

Kishore Sanapala, Ramachandran Sakthivel, Ultra Low voltage GDI based hybrid full adder Design for area and energy efficient computing systems, IET Circuits, Devices & Systems, 13(4), (2019) 465-470, https://doi.org/10.1049/iet-cds.2018.5559

R. Uma, J. Ponnian, P. Dhavachelvan, New Low Power Adders in Self Resetting Logic with Gate Diffusion Input Technique, Journal of King Saud University, Engineering Sciences, 29, (2017) 118-134. https://doi.org/10.1016/j.jksues.2014.03.006

CH. Swathi1, R. Rajesh, Implementation of array Multiplier using modified gate diffusion input, International Journal of Engineering science and Computing,( 2015) 1568-1571.

P. Kishore, P.V. Sridevi, K. Babulu, Low Power and High Speed Optimized 4-bit Array Multiplier Using MOD-GDI Technique, 2017 IEEE 7th International Advance Computing Conference (IACC), (2017) 487-491. https://doi.org/10.1109/IACC.2017.0106

M. Amini-Valashani, S. Mirzakuchaki, New MGDI-based full adder cells for energy-efficient applications, International Journal of Electronics, 108(3), (2021) 462-477. https://doi.org/10.1080/00207217.2020.1818296

G. Tejaswini, V. Jagan naveen, J.V. suman, Design of low power full adder using MGDI logic, European Journal of Molecular & Clinical Medicine, 7(4), (2020) 2515-8260.

D. Soni, M.V. Shah, Review on Modified Gate Diffusion Input Technique, International Research Journal of Engineering and Technology (IRJET), 4(4), (2017) 874-878.

Li, Guansheng, Yahya M. Tousi, Arjang Hassibi, Ehsan Afshari, Delay-line-based analog-to digital converters, IEEE Transactions on Circuits and Systems II: Express Briefs, 56(6), (2009) 464-468. https://doi.org/10.1109/TCSII.2009.2020947

X. Qin, C. Feng, D. Zhang, , L. Zhao, S. Liu, Q. An, A low dead time vernier delay line TDC implemented in an actel flash-based FPGA. Nuclear Science and Techniques, 24(4), (2013) 7.